| • |
Novel and innovative
interconnect architectures |
| • |
Multicore processor interconnects |
| • |
System-on-Chip Interconnects |
| • |
Advanced chip-to-chip communication technologies |
| • |
Optical interconnects |
| • |
Protocol and interfaces for interprocessor communication |
| • |
Survivability and fault-tolerance of interconnects |
| • |
High-speed packet processing engines and network processors |
| • |
System and storage area network architectures and protocols |
| • |
High-performance host–network interface architectures |
| • |
High-bandwidth and low-latency I/O |
| • |
Tb/s switching and routing technologies |
| • |
Innovative architectures for supporting collective communication |
| • |
Novel communication architectures to support grid computing |
| • |
Requirements driving high-performance interconnects |
| • |
Traffic characterization for HPC systems and commercial data centers |
| |
|
| Submission
Guideline |
| • |
Submission deadline: April 25, 2010 |
| • |
Notification of acceptance: June 6, 2010 |
| • |
Papers need
sufficient technical detail to judge quality and suitability for
presentation. Paper limit: 8 pages, two column. |
| • |
Submit title,
author, abstract, and full paper (eight pages, double-column, IEEE
format). |
| • |
Papers should
be submitted electronically at http://www.easychair.org/conferences/?conf=hoti2010 for Hot Interconnects
18. |
| |
|
| About
the Conference |
| • |
Conference held
at Google campus in Mountain View, CA. |
| • |
Papers selected
will be published in proceedings by the IEEE Computer
Society. |
| • |
Presentations
are 30-minute talks in a single-track format. |
| • |
Online information
at http://www.hoti.org |
| |
|
| |
| |
|